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Abstract
Reversible logic plays an important role in the synthesis of circuits for quantum computing. In
this paper, we introduce families of reversible gates based on the majority Boolean function (MBF)
and we prove their properties in reversible circuit synthesis. These gates can be used to synthesize
reversible circuits of minimum “scratchpad register width” for arbitrary reversible functions.We show
that, given a MBF f with 2k + 1 inputs, f can be implemented by a reversible logic gate with 2k + 1
inputs and 2k+ 1 outputs, i.e., without any constant inputs. We also demonstrate new gates from this
family with very efﬁcient quantum realizations for majority-based applications. They can be used
to synthesize any reversible function of the same width in conjunction with inverters and Feynman
(2-qubit controlled-NOT) gates. The gate universality problem is formulated in terms of elementary
group theory and solved using the algebraic software GAP.
© 2005 Elsevier B.V. All rights reserved.
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1. Introduction
Reversible logic [5,6] circuits play an important role in application of quantum com-
puting [12,14,35]. Majority (voting) functions are used in fault-tolerant computing [37]
and other applications [25]. Various reversible gates that realize polarized majority func-
tion have relatively inexpensive quantum realizations [25]. There are extensive works in
constructing reversible gates which have certain properties such as universality, symmetry,
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etc. [1,8,10,12,14–16,18,21,24,30,31,36]. In particular, there are synthesis algorithms by
composition [24,27], decomposition [27], factorization [17], EXOR logic [14,19,20,27,33],
group-theoretic methods [7,31,36], synthesis to regular structures [1,28–30], synthesis of
various forms of reversible cascades [10,18,20–24,27] and spectral methods [22,23].
The Miller’s gate [22] (A = ab⊕ac⊕bc, B = ab⊕ac⊕bc, C = ab⊕ac⊕bc, where
inputs = abc, outputs = ABC) was proposed for quantum logic realizations or in emerging
reversible technologies to compute the majority function. In this paper, we present a novel
family of gates, of which theMiller’s gate is a special case.As a motivation, we demonstrate
in Section 2 some new reversible gates with lower cost than Miller’s gate (through Toffoli
[34] (A = a, B = b, C = c ⊕ (ab)) or 2-qubit gates) in terms of quantum realization
for majority function. In Section 3, we introduce our family of majority reversible gates
and show that, given a majority Boolean function (MBF) f with 2k + 1 inputs, f can be
implemented by a majority-based reversible logic gate with 2k + 1 inputs and 2k + 1
outputs, i.e., without any constant inputs. In Section 4, we show that our low cost gates
can be used in synthesis without constant inputs. The new gates can be used to synthesize
reversible circuits ofminimum“scratchpad registerwidth” [12] (quantum registerwidth [2])
for arbitrary reversible functions. This characteristic is of practical importance in realization
of current quantum computers due to the small possible width of the scratchpad register (this
width is so far limited to 7 [38]). In Section 5, we present a generalization of majority-based
reversible logic gates.We formulate our problem in terms of group theory and solve it using
the algebraic software GAP [31,32,36].
2. Quantum realizations of reversible majority gates
Binary reversible logic gates and circuits have been proposed in quantum, optical, CMOS,
nano-mechanical andDNA realizations. Universal systems of reversible gates include Feyn-
man gate [11] (A = a, B = a ⊕ b) and some other 3× 3 gates, such as Toffoli or Fredkin
[10] (A = a, B = ab + ac, C = ac + ab), shown in Fig. 1. The main practical question
is this: what 3 × 3 gate(s) should be selected to a synthesis library to make the reversible
synthesis practical and the corresponding circuits realizable. Toffoli and Fredkin gates are
most often realized and used in synthesis, but this is perhaps mostly for historical reasons.
For instance, in quantum computing the Peres gate [26] (A = a, B = a⊕b, C = c⊕(ab))
has similar functional behavior to Toffoli gate and has a simpler realization with 2-qubit
quantum primitives (3-qubit or 3×3 gates are not realizable directly in quantum, they must
be built from 1-qubit and 2-qubit gates) and with cost 4 (we will discuss the cost concept
later in this section). Nobody proved, however, so far, what is the best realization of any
3-qubit universal quantum gate with a given set of quantum 1-qubit and 2-qubit primitives.
Not much is known about realizations of 3 × 3 reversible functions in optical, CMOS,
nano-mechanical and DNA realizations, except for Toffoli and Fredkin gates, so the logic
synthesis researchers can only speculate about the costs of future realizations. In this case
it is important to analyze from the mathematical and logical points of view what would
constitute good gate families and what should be their properties in general-purpose logic
synthesis and design of self-repairable fault-tolerant systems. When such gates are well
understood, the experimentalists can realize them in practical circuits.
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Fig. 1. Feynman, Toffoli and Fredkin gates.
Observe that so far, most researchers evaluated the complexity of reversible gates by the
complexity of their binary counterparts in technologies likeCMOS.The situation is different
for quantum logic, in which the so-called pseudo-binary (binary permutation) circuits can
be realized.Although the detailed costs depend on any particular realization technology for
quantum logic circuits, where the cost relations between gates (e.g. Fredkin and Toffoli) can
differ inNMRand ion trap realizations, the assumptions used in the previouswork are far too
approximate and should be replaced with more precise gate costs to be used in optimization
and synthesis algorithms. Two assumptions were usually taken for reversible logic: (1)
every k × k gate has the same cost, (2) the cost of a gate is proportional to the number of
inputs/outputs. However another cost approximation has been proposed [9] and it is better
suited to quantum realizations: the cost is the number of 2-qubit gates—realizable quantum
primitives, regardless of their internal structures. We explain below with an example why
this choice of cost is reasonable for future quantum circuit synthesis algorithms.
Using the well-known realization of Toffoli gate (in dotted rectangle from Fig. 2(a) [35],
the cost of Toffoli gate in terms of 2-qubit quantum primitive gates [3,8,34] is 5. This design
uses two controlled-V , one controlled-V + and two Feynman gates. The unitary matrix V is
the “Square root of NOT”. The reader can check that since V ×V = NOT and V ×V + = I
(identity), the circuit in dotted rectangle realizes the binary functions of a Toffoli gate:
A = a, B = b, C = (ab)⊕ c.
Let us consider a function of three majorities investigated by Miller (example 2 in [23]).
We realized this function with one Toffoli and four Feynman gates, found it useful in other
designs and thus worthy to be a stand-alone quantum gate. We call it the Miller gate.
As seen in Fig. 2(a), the Miller gate requires 4 Feynman gates and a Toffoli gate, which
would suggest a cost of 5 + 2 × 2 = 9 in terms of 2-qubit quantum primitives. However,
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Fig. 2. Quantum realizations of Miller gate: (a) with integrated Toffoli gate—cost 9, (b) with integrated 2-qubit
gates—cost 7, (c) with one integrated 2-qubit gate—cost 7, (d) with two integrated 2-qubit gates—cost 6.
using transformations and cost evaluations introduced by Smolin [35], as in Fig. 2(b), we
obtain a solution with cost 7 because each dotted 2×2 subgate in Fig. 2(b) has a cost of 1
[35]. Another solution with cost 7 is shown in Fig. 2(c). It is also based on simple EXOR
transformation. Further optimization [13] reveals a solution with cost 6 shown in Fig. 2(d).
All the solutions from Figs. 2(b)–(d) are practically realizable and their exact costs would
depend on a particular quantum circuit realization technology. So in ﬁrst approximation
we can assume that the smallest cost is 6. Again, the Miller gate looks initially much more
complicated than the Toffoli gate (cost 5), as interpreted in a binary logic. But a closer
inspection in quantum logic proves that it is just slightly more expensive with a cost of
6. In fact, it has been proved in [13] that the minimum cost of Toffoli gate is 5 and the
minimum cost of Miller is 6. This example shows that it is worthy to realize pseudo-binary
gates from truly quantum 2×2 primitives to evaluate more accurate costs of such gates for
synthesizing circuits. This applies to all gates considered below. Such costs can be used, for
instance, to approximately compare quantum realization costs of two variants of a reversible
circuit—one using Toffoli and another one using Miller gates.
Let us observe, in Fig. 3(a), that by removing the three rightmost Feynman gates from
the gate shown in Fig. 2(b), we obtain a new reversible gateM2 that realizes the following
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Fig. 3. Quantum realizations of majority gates of cost 5: (a) new gateM2, (b) new gateM3.
functions:
A= a ⊕ c,
B = a ⊕ b,
C = ab ⊕ ac ⊕ bc.
This gate has the same cost of 5 as the Toffoli gate, but has more behavior changes (outputs
A and B are not simple wires from a and b anymore). Such gates should be used together
with Feynman, NOT and Toffoli gates to obtain exact minimum quantum circuit.
The above examples show that, for quantum realization of the majority function, there
is a lower cost using our new reversible logic gatesM2 andM3 than using the Miller gate
(implemented through Toffoli or other gates in Fig. 2). These new gates are examples of
a new family of gates that we will introduce in Section 3. Furthermore, we will show in
Section 4 that these new gates M2 or M3 can be used together with Feynman gates and
inverters (without the need for Toffoli) to synthesize any reversible 3× 3 circuit.
3. Majority based reversible logic gates
Given any n-input, n-output, (i.e., n×n) reversible logic gate, we denote its inputs by
B1, B2, . . . , Bn. Similarly, we denote its outputs by P1, P2, . . . , Pn. We start with some
basic notions on majority.
Deﬁnition 1 (Majority boolean function). Given aBoolean functionfMBwith an odd num-
ber of inputs, (i.e., 2k + 1 inputs, where k is a natural number), fMB is called a MBF when
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fMB returns TRUE if and only if more than half (i.e., k+1 or more) of its inputs are TRUE:
fMB(B2k+1, . . . , B2, B1)= ∑
1 j1<j2<...<jk<jk+12k+1
Qj1j2...jkjk+1 , (1)
whereQj1j2...jkjk+1 = Bj1Bj2 . . . BjkBjk+1 .
Because we want to use majority gates repeatedly in quantum circuit design, and at the
same time we do not want to increase the width, an interesting question to ask is whether a
MBF can be implemented in reversible logic using the same number of inputs used by the
function, i.e., without introducing any constant inputs and garbage outputs (the technique
of adding constant inputs and garbage (useless) outputs is popularly used in reversible logic
design as a “last resort” method). To answer this question, we ﬁrst establish a necessary and
sufﬁcient condition for any Boolean function to be realizable using reversible logic without
any constant inputs (also called ancilla bits or garbage inputs).
Lemma 1. Given the truth table of any n×n reversible logic gate, the output rows must be
a permutation of the input rows in the truth table.
Proof. There are 2n rows (patterns) for inputs, and they are all unique. There are also
2n rows (patterns) for outputs. Since the logic gate is reversible, all output rows must be
distinct. Hence we have 2n unique rows for all n outputs as well. Thus the 2n output rows
of the truth table must be a permutation of the 2n input rows. 
Lemma 2. Given any single-output Boolean function f with n inputs, f can be implemented
by a n×n reversible logic gate (where one of the gate outputs equals f ) if-and-only-if the
number of 1’s and 0’s are the same in the output column of the truth table for f.
Proof. (IF) The input columns of a truth table must have the same number of 1’s and 0’s. If
f has the same number of 1’s and 0’s in the output column of its truth table, we can construct
a logic gate with a truth table such that the output rows are a permutation of the input rows
and one of the output column is the same as the output of function f. Since the output rows
are a permutation of the input rows, the logic gate is reversible. This truth table is the n×n
reversible logic gate that implements f in one of its outputs.
(ONLY-IF) Let us construct a truth table with all n inputs and all n outputs of the logic
gate. Using Lemma 1, the 2n output rows of the truth table must be a permutation of the 2n
input rows. The inputs of a truth table have the same number of 1’s and 0’s in each column.
Hence, the outputs must have the same number of 1’s and 0’s in each column. 
It has been shown [4] that a class of product ciphers that produce k-functions can be im-
plemented in reversible logic without any constant inputs (a.k.a. ancilla bits). Unfortunately,
these k-functions does not include MBF’s. We now show that MBF’s can be implemented
in reversible logic without constant inputs.
Theorem 1. Given a MBF f with 2k+ 1 inputs, f can be implemented by a reversible logic
gate with 2k + 1 inputs and 2k + 1 outputs, i.e., without any constant inputs.
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Proof. Since f is a MBF, its output is 1 if-and-only-if there are k or less inputs that are
assigned to 0. The number of entries in the truth table with output 1 is
N = C2k+10 + C2k+11 + C2k+12 + · · · + C2k+1k . (2)
Since Cnr = Cnn−r , we have
N = C2k+12k+1 + C2k+12k + C2k+12k−1 + · · · + C2k+1k+1 . (3)
By adding (2) and (3), we have
2N = C2k+10 + · · · + C2k+1k + C2k+1k+1 + · · · + C2k+12k+1 .
This is simply the sum of powers of binomial coefﬁcients. Using the binomial theorem, we
have
2N =
2k+1∑
j=0
C2k+1j (1)
j = (1+ 1)2k+1 = 22k+1.
Since there are 2k+1 inputs, there are 22k+1 entries in the truth table. From the above equa-
tion, half of these entries have output equal to 1. Thus, the other half have output equal to 0.
Hence there are equal number of 1’s and 0’s in the output column for f. Using Lemma 2,
we know that f can be implemented by a (2k + 1)× (2k + 1) reversible logic gate. 
Now that we know aMBF can be implemented in reversible logic without constant input,
we introduce a special reversible logic gate for this function.
Deﬁnition 2 (Majority-based reversible logic gate). A reversible logic gate is called a
majority-based reversible logic gate (MBRLG) if it has an odd number of inputs and out-
puts, (i.e., 2k + 1 inputs and 2k + 1 outputs), such that at least one output is a MBF of all
its inputs.
We use n-MBRLG to denote an n-input, n-output, (i.e., n×n) MBRLG, where n is an odd
number. For example, a 3×3 MBRLG is called a 3-MBRLG.
Theorem 2. There are 576 3-MBRLG’s where the last output P3 is the MBF of all 3 inputs.
Proof. The last output is P3 = B1B2 + B1B3 + B2B3. Its truth table is shown in Table 1.
There are (23)! = 8! ways to permute the input rows to form the output rows in the truth
table of any 3×3 reversible logic gate. The output of the MBF has four 0’s and four 1’s. So,
there areC84 combinations to arrange these four 0’s and 1’s. Only one of these combinations
would correctly implement theMBF. Hence, the number of 3-MBRLG’swith the last output
being the MBF is
(8!) · 1
C84
= (4!)2 = 576 
Theorem 3. There are [(22k)!]2 distinct (2k + 1)-MBRLG’s for every natural number k,
where the last output is the MBF.
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Table 1
Truth table of 3-input MBF
B3 B2 B1 P3
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 1
1 0 0 0
1 0 1 1
1 1 0 1
1 1 1 1
Proof. We construct a reversible logic gate such that the last output is theMBF of all 2k+1
inputs
P2k+1 = ∑
1 j1<j2<···<jk<jk+12k+1
Qj1j2...jkjk+1 ,
where Qj1j2...jkjk+1 = Bj1Bj2 . . . BjkBjk+1 . From Lemma 2 and Theorem 1, we know that
the numbers of 1’s and 0’s for the output of this MBF are the same. There are 22k+1 entries
in the truth table of this MBF. So we need to place 22k 0’s in 22k+1 output entries. The total
number of different placements is
(
22k+1
)!
C2
2k+1
22k
=
(
22k+1
)![
(22k+1)!
(22k)!(22k+1−22k)!
] =
[(
22k
)
!
]2

As a sanity check, we can use Theorem 3 when k = 1. With this instantiation, there are
[(22(1))!]2 = 576 distinct 3-MBRLG’s, which agrees with Theorem 2.
We now construct a (2k + 1)-MBRLG, MG2k+1, with the following output functions:
P1 =B1 ⊕ B2k+1
P2 =B2 ⊕ B2k+1
...
P2k =B2k ⊕ B2k+1
P2k+1 = fMB(B2k+1, . . . , B1)
In this construct, the last output is a MBF. For the ﬁrst 2k outputs, notice that for any
1 i, j2k such that i = j :
Pi ⊕ Pj = (Bi ⊕ B2k+1)⊕ (Bj ⊕ B2k+1) = Bi ⊕ Bj .
Hence XOR operations on the outputs of the above gate is the same as XOR operations on
the inputs of the above gate.
Theorem 4. MG2k+1 is a (2k + 1)-MBRLG.
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Proof. The last output P2k+1 matches Deﬁnition 1, which means it is a MBF. There are
22k+1 entries in the truth table. For each entry i, let Ui be the Boolean number encoding of
the input pattern, B2k+1, B2k, . . . , B2, B1, in that entry, and let Vi be the Boolean number
encoding of the output pattern, P2k+1, P2k, . . . , P2, P1, in that entry. To show reversibility,
we only need to prove thatV1, V2, . . . , V22k+1 are different numbers.We place these numbers
into two sets: S1 = {V1, . . . , V22k }, S2 = {V22k+1, . . . , V22k+1}. For S1, the last 2k bits of
each number (P2k, . . . , P2, P1) is a counting from (0, 0, . . . , 0) to (1, 1, . . . , 1). All these
numbers are different. For S2, the last 2k bits of each number (P2k, . . . , P2, P1) is a counting
from (1, 1, . . . , 1) to (0, 0, . . . , 0). These numbers are also different. Thus the numbers
within each set are distinct. Now we only need to prove that S1 and S2 are disjoint, i.e.,
∀Vi ∈ S1. ∀Vj ∈ S2. Vi = Vj . If the last 2k bits of Vi and Vj are different, then they are
different of course. Otherwise, the last 2k bits of Vi and Vj are the same. We have
Vi = (Q2k+1, P2k, P2k−1, . . . , P2, P1),
Vj = (R2k+1, P2k, P2k−1, . . . , P2, P1).
We will show that Q2k+1 = R2k+1 for this case. The corresponding inputs for Vi and
Vj are
Ui = (0, P2k, P2k−1, . . . , P2, P1),
Uj =
(
1, P2k, P2k−1, . . . , P2, P1
)
.
Thus, for the majority function outputs, we have
Q2k+1 = fMB(0, P2k, P2k−1, . . . , P2, P1),
R2k+1 = fMB
(
1, P2k, P2k−1, . . . , P2, P1
)
.
Let CONE be a function that counts the number of ones in its arguments. IfQ2k+1 = 1, then
CONE (P2k, . . . , P2, P1) k + 1
⇒ CONE
(
P2k, . . . , P2, P1
)
< (2k + 1)− (k + 1) = k
⇒ 1+ CONE
(
P2k, . . . , P2, P1
)
< 1+ k
⇒ R2k+1 = 0.
Similarly, (Q2k+1 = 0) ⇒ (R2k+1 = 1). Hence, Vi and Vj are different. 
4. Reversible logic synthesis using MBRLG
We consider logic synthesis of reversible circuits using a collection of reversible logic
gates. Let us consider the following three 3-MBRLG’s:
M1: P3 = B1B2 + B1B3 + B2B3,
P2 = B1B2 + B1B3 + B2B3,
P1 = B1B2 + B1B3 + B2B3,
M2: P3 = B1B2 + B1B3 + B2B3,
P2 = B1 ⊕ B2,
P1 = B1 ⊕ B3,
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Table 2
Feynman (Fe12) where P1 = B1 ⊕ B2 and Fe12 = (3, 4)(7, 8)
Inputs Outputs
B3 B2 B1 Encoding P3 P2 P1 Encoding
0 0 0 1 0 0 0 1
0 0 1 2 0 0 1 2
0 1 0 3 0 1 1 4
0 1 1 4 0 1 0 3
1 0 0 5 1 0 0 5
1 0 1 6 1 0 1 6
1 1 0 7 1 1 1 8
1 1 1 8 1 1 0 7
M3: P3 = B1B2 + B1B3 + B2B3,
P2 = B1B2 + B1B3 + B2B3,
P1 = B1 ⊕ B3.
M1 is the Miller gate mentioned in Section 2. M2 and M3 are the new majority-based
reversible logic gates that we originally introduced in Section 2 with lower quantum re-
alization costs than the Miller gate. We are interested in the synthesis of reversible logic
circuits using these gates.
Theorem 5. Any 3-input reversible logic gate can be synthesized without input constants
using Feynman gates, NOT gates (inverters) and gates of the typeM1.
Theorem 6. Any 3-input reversible logic gate can be synthesized without input constants
using Feynman gates, NOT gates (inverters) and gates of the typeM2.
Theorem 7. Any 3-input reversible logic gate can be synthesized without input constants
using Feynman gates, NOT gates (inverters) and gates of the typeM3.
Proof. (Theorems 5–7): Using Lemma 1, the output rows of any reversible logic gate must
be a permutation of all input rows. Thus, we can establish a bijective (one-to-one) mapping
of all 3-input reversible logic gates (using their truth table) onto the permutation group
S23 = S8. We can also establish bijective mappings of each gate onto their corresponding
elements in the permutation group. In the following discussion, we will use permutation
elements to express the reversible gates. For example, Fe12 = (3, 4)(7, 8) means that
Feynman gate Fe12 corresponds to (3,4)(7,8). This notation (from group theory) means that
output rows 3 and 4 (counting from 1 to 8) are interchanged from their corresponding input
rows and similarly for rows 7 and 8. For rows that are not mentioned in the parentheses, their
outputs are the same as their inputs. Tables 2–7 list the permutations of various reversible
gate conﬁgurations.
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Table 3
Feynman (Fe31) where P3 = B1 ⊕ B3 and Fe31 = (2, 6)(4, 8)
Inputs Outputs
B3 B2 B1 Encoding P3 P2 P1 Encoding
0 0 0 1 0 0 0 1
0 0 1 2 1 0 1 6
0 1 0 3 0 1 0 3
0 1 1 4 1 1 1 8
1 0 0 5 1 0 0 5
1 0 1 6 0 0 1 2
1 1 0 7 1 1 0 7
1 1 1 8 0 1 1 4
Table 4
NOT gate for input 1: n1 = (1, 2)(3, 4)(5, 6)(7, 8)
Inputs Outputs
B3 B2 B1 Encoding P3 P2 P1 Encoding
0 0 0 1 0 0 1 2
0 0 1 2 0 0 0 1
0 1 0 3 0 1 1 4
0 1 1 4 0 1 0 3
1 0 0 5 1 0 1 6
1 0 1 6 1 0 0 5
1 1 0 7 1 1 1 8
1 1 1 8 1 1 0 7
Table 5
3-MBRLG:M1 = (4, 5)
Inputs Outputs
B3 B2 B1 Encoding P3 P2 P1 Encoding
0 0 0 1 0 0 0 1
0 0 1 2 0 0 1 2
0 1 0 3 0 1 0 3
0 1 1 4 1 0 0 5
1 0 0 5 0 1 1 4
1 0 1 6 1 0 1 6
1 1 0 7 1 1 0 7
1 1 1 8 1 1 1 8
We can generate subgroups using the above deﬁned elements as generators:
g1 = Group generated by Fe12,Fe31, n1,M1.
g2 = Group generated by Fe12,Fe31, n1,M2.
g3 = Group generated by Fe12,Fe31, n1,M3.
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Table 6
3-MBRLG:M2 = (2, 4, 6, 7, 8, 5)
Inputs Outputs
B3 B2 B1 Encoding P3 P2 P1 Encoding
0 0 0 1 0 0 0 1
0 0 1 2 0 1 1 4
0 1 0 3 0 1 0 3
0 1 1 4 1 0 1 6
1 0 0 5 0 0 1 2
1 0 1 6 1 1 0 7
1 1 0 7 1 1 1 8
1 1 1 8 1 0 0 5
Table 7
3-MBRLG:M3 = (2, 4, 8, 7, 6, 5)
Inputs Outputs
B3 B2 B1 Encoding P3 P2 P1 Encoding
0 0 0 1 0 0 0 1
0 0 1 2 0 1 1 4
0 1 0 3 0 1 0 3
0 1 1 4 1 1 1 8
1 0 0 5 0 0 1 2
1 0 1 6 1 0 0 5
1 1 0 7 1 0 1 6
1 1 1 8 1 1 0 7
Using GAP software [31], we can compute the size (number of permutations) for each
group:
|S8| = 40320, |g1| = 40320, |g2| = 40320, |g3| = 40320.
Since |S8| = |g1| = |g2| = |g3|, and |S8| contains all possible permutations for 3-input
reversible gates, we know that our theorem holds. 
Notice that withoutM1 orM2 orM3, the size of the subgroup generated byFe12,Fe31, n1,
is only 32, which is smaller than |S8|. Even if we factor in other variants of Feynman gates
and inverters (by exchanging wire conﬁgurations), the generated group size is only 1344,
which is still less than |S8|. So using Feynman gate along with inverters (NOT gates) is
not sufﬁcient to synthesize all 3-input reversible logic functions. It is necessary to have
some other additional gate, and we concentrate on majority gates such as M1,M2 or M3.
Furthermore, we have demonstrated in Section 2 that gates M2 and M3 have lower cost
than the Miller gate (implemented through Toffoli or 2-qubit gates) in terms of quantum
realizations of majority function.
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We can also use 5-MBRLG’s for logic synthesis. Consider the following gate where the
last output is the MBF:
MG5 : P5 = fMB(B1, B2, B3, B4, B5),
Pi = Bi ⊕ B5 for i = 1, . . . , 4.
The element corresponding to the truth table of this gate is
MG5 = (8, 24, 25)(12, 28, 21)(14, 30, 19)(15, 31, 18)
(16, 32, 17)(20, 29)(22, 27)(23, 26). (4)
Similarly, we can also ﬁnd the subgroup for the exchangers (SWAP gates) and inverter
(NOT gate):
e12 = (2, 3)(6, 7)(10, 11)(14, 15)
(18, 19)(22, 23)(26, 27)(30, 31),
e23 = (3, 5)(4, 6)(11, 13)(12, 14)
(19, 21)(20, 22)(27, 29)(28, 30),
e34 = (5, 9)(6, 10)(7, 11)(8, 12)
(21, 25)(22, 26)(23, 27)(24, 28),
e45 = (9, 17)(10, 18)(11, 19)(12, 20)
(13, 21)(14, 22)(15, 23)(16, 24),
n1 = (1, 2)(3, 4)(5, 6)(7, 8)(9, 10)(11, 12)
(13, 14)(15, 16)(17, 18)(19, 20)(21, 22)
(23, 24)(25, 26)(27, 28)(29, 30)(31, 32).
Theorem 8. Any 5-input reversible logic gate can be synthesized using SWAP gates (2×2
gate that exchanges the two wires), NOT gates and gates of the type MG5.
Proof. The size of the group generated by e12, e23, e34, e45, n1, and MG5 is equal to 32!,
which is the same as the size of the symmetry group S32. 
Theorem 9. Any 5-input reversible logic gate can be synthesized using Feynman gates,
NOT gates and gates of the type MG5.
Proof. SWAPgates can be synthesized by Feynman gates. Thuswe can deduce this theorem
from Theorem 8. 
5. Generalized majority-based reversible logic gates
We can invert any inputs of amajority Boolean function, resulting in generalizedmajority
boolean function (GMBF). The GMBF is formed by composing a MBF with zero or more
inverters at its inputs.
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For example, given a 3-input MBF,
fMB (B1, B2, B3) = B1B2 + B1B3 + B2B3.
We can invert its input B2 to form a 3-input GMBF,
gMB (B1, B2, B3)= fMB
(
B1, B2, B3
)
=B1B2 + B1B3 + B2B3.
Since we can invert 0, 1, 2 or 3 inputs of the MBF, the total number of distinct 3-input
GMBF’s is: C30 + C31 + C32 + C33 = 8.
Deﬁnition 3 (Generalized majority-based reversible logic gate). A reversible logic gate is
called a generalizedmajority-based reversible logic gate (GMBRLG) if it has an odd number
of inputs and outputs, (i.e., 2k + 1 inputs and 2k + 1 outputs), such that at least one output
is a GMBF of all its inputs.
We use n-GMBRLG to denote an n-input, n-output, (i.e., n×n) GMBRLG, where n is an
odd number. For example, a 3×3 GMBRLG is called a 3-GMBRLG.
Theorem 10. (i) There are 4608 3-GMBRLG’s where the last output P3 is a GMBF.
(ii) There are 192 3-GMBRLG’s where every output is a GMBF. (iii) There are 72 3-
MBRLG’s where one output is a MBF and the other two outputs are GMBF’s.
Proof. (i) In Theorem 2, we showed there are 576 3-MBRLG’s where the last output P3 is
the MBF of all inputs. In the example above, we also showed that the 3-input MBF is one
of the 8 GMBF’s. Thus the total number of 3-GMBRLG’s is 8× 576 = 4608.
(ii) There are 8 choices (3-input GMBF’s) for the ﬁrst output. When the ﬁrst output
function is determined, we can look at the truth table and realize that 6 out of the remaining
7 GMBF’s can be used for the second output and the gate would still be reversible. For the
last output, we use the truth table again and realize that 4 out of the remaining 6 choices
(GMBF’s) can be used and the gate is still reversible. Hence 8× 6× 4 = 192.
(iii) We have 3 choices (3 outputs) to assign the MBF. After that, we have 6 GMBF’s for
the second output and 4 GMBF’s for the third output. Thus 3× 6× 4 = 72. 
6. Conclusion
We generalized the Miller gate concept to new families of gates and showed that any
Boolean majority function with 2k+ 1 inputs can be implemented in a reversible logic gate
without additional garbage (constant) inputs. We introduced new gates with very low cost
in quantum realization (better than the Miller gate) for computing the majority function.
We proved that our low cost gates can be used to synthesize reversible circuit with inverters
and Feynman gates. The small possible width of the scratchpad register continues and will
continue to be one of themost difﬁcult barriers to overcome.The families of gates introduced
here enable us to realize quantum logic circuits with the smallest possible width.
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